

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	. FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/601,037	06/19/2003	Hannu Huotari	ASMMC.047AUS	8258
20995	7590 02/13/2006		EXAMINER	
	MARTENS OLSON & E	NOVACEK, CHRISTY L		
2040 MAR FOURTEE	N STREET NTH FLOOR		ART UNIT	PAPER NUMBER
IRVINE, (CA 92614		2822	
			DATE MAILED: 02/13/2000	5

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)	Ali
Office Action Summary		10/601,037	HUOTARI, HANNU	
		Examiner	Art Unit	
		Christy L. Novacek	2822	
Period fo	The MAILING DATE of this communication or Reply	appears on the cover she	et with the correspondence addr	9SS
WHIC - Exte after - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR RECHEVER IS LONGER, FROM THE MAILING asions of time may be available under the provisions of 37 CF SIX (6) MONTHS from the mailing date of this communication of period for reply is specified above, the maximum statutory period for reply within the set or extended period for reply will, by streply received by the Office later than three months after the need patent term adjustment. See 37 CFR 1.704(b).	G DATE OF THIS COMMI R 1.136(a). In no event, however, m n. eriod will apply and will expire SIX (6) tatute, cause the application to becor	UNICATION. hay a reply be timely filed) MONTHS from the mailing date of this comme ABANDONED (35 U.S.C. § 133).	
Status				
1)⊠ 2a)⊠ 3)□	Since this application is in condition for allo	This action is non-final. owance except for formal	•	nerits is
	closed in accordance with the practice und	ier Ex parte Quayle, 1935	C.D. 11, 453 O.G. 213.	
Disposit	ion of Claims			
	Claim(s) 15-20,22,23 and 27-44 is/are pen 4a) Of the above claim(s) is/are with Claim(s) is/are allowed. Claim(s) 15-20,22,23 and 27-44 is/are rejectaim(s) is/are objected to. Claim(s) are subject to restriction are	ndrawn from consideration		
Applicati	ion Papers			
10) <u> </u>	The specification is objected to by the Example The drawing(s) filed on is/are: a) Applicant may not request that any objection to Replacement drawing sheet(s) including the control of the oath or declaration is objected to by the	accepted or b) objected the drawing(s) be held in ab	peyance. See 37 CFR 1.85(a). wing(s) is objected to. See 37 CFR	
Priority (ınder 35 U.S.C. § 119			
a)l	Acknowledgment is made of a claim for force All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the application from the International Busee the attached detailed Office action for a	nents have been received nents have been received priority documents have bureau (PCT Rule 17.2(a)).	in Application No been received in this National St	tage
Attachmen	t(s)			
2) 🔲 Notic 3) 🔲 Infori	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SE r No(s)/Mail Date) Paper	riew Summary (PTO-413) r No(s)/Mail Date e of Informal Patent Application (PTO-1 -:	52)

Application/Control Number: 10/601,037

Art Unit: 2822

DETAILED ACTION

This office action is in response to the amendment filed November 28, 2005.

Claim Rejections - 35 USC § 103

The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

Claims 15-20, 22, 23, 27, 28, 33-38 and 40-44 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bai et al. (US 6,166,417, previously cited) in view of Matsuse et al. (US 6,861,356, previously cited).

Regarding claim 15, Bai discloses depositing a gate dielectric layer (120) over first and second regions (105/115) of a substrate, depositing a barrier layer (125) directly over the gate dielectric layer such that it overlies both the first and second regions, and forming first and second gate electrode layers (130/135) over the first -and second regions, respectively (col. 3, ln. 17 - col. 4, ln. 64). Bai discloses that the first and second gate electrode materials may be made of nickel, ruthenium oxide or ruthenium (col. 1, ln. 41-53; col. 4, ln. 3-9; col. 4, ln. 42-53). Bai states that the function of the barrier layer is to "inhibit interaction between the gate dielectric and the gate electrode." Thus, the barrier layer must be able to keep metal atoms in the gate electrode from diffusing into the underlying gate dielectric.

Bai does not disclose by what method the gate dielectric layer and barrier layer may be deposited. Like Bai, Matsuse discloses depositing a gate barrier layer onto a gate dielectric layer. Matsuse teaches that it is advantageous to use atomic layer deposition (ALD) to deposit the gate dielectric layer and barrier layer because the ALD process allows the layers to be more densified than they would be if deposited by other methods and also allows the layers to be

formed such that they are ultra-thin (Fig. 13A; col. 7, ln. 8-13; col. 19, ln. 20-52). Matsuse does not disclose that the barrier layer is a nanolaminate. At the time of the invention, it would have been obvious to one of ordinary skill in the art to form the gate dielectric layer and barrier layer of Bai using an ALD process because Matsuse teaches that using ALD provides the benefits of forming densified, ultra-thin layers.

Regarding claim 16, Bai discloses that one of the regions is a PMOS region and the other region is an NMOS region (col. 3, ln. 8-16).

Regarding claim 17, Bai discloses the first and second gate electrode layers are adjacent (Fig. 7).

Regarding claim 18, Bai discloses that the first gate electrode layer includes a first gate electrode material and the second gate electrode includes a second gate electrode material (col. 3, ln. 55-65; col. 4, ln. 41-53).

Regarding claims 19 and 20, Bai discloses that if the first gate electrode is made of N-type material, the second electrode will be made of P-type material, and vice-versa. The first gate electrode material may include nickel or ruthenium oxide if the material is to have the work function of a P-type doped semiconductor or may include ruthenium if the material is to have the work function of an N-type doped semiconductor. The same is true for the second gate electrode. Hence, the first and second gate electrodes will be made of different conductive materials. See col. 1, ln. 42-54; col. 3, ln. 55 – col. 4, ln. 9; col. 4, ln. 41-53).

Regarding claim 22, Bai discloses that one of the gate electrodes may be made of a metal nitride (MoN) (col. 1, ln. 41-53).

Regarding claim 23, Bai discloses that the barrier layer may be TiN or TaN, both of which are conductive material (col. 3, ln. 51-54).

Regarding claims 27 and 28, Bai discloses that the barrier layer has a thickness of 5-200 (col. 3, ln. 36-37).

Regarding claim 33, Bai discloses depositing a layer of first gate electrode material (130 or 135 can be considered "a first gate electrode layer") over the first and second regions of the substrate (Fig. 4 and 6).

Regarding claim 34, Bai discloses removing the first gate electrode material from over the second region without removing the underlying barrier layer (Fig. 5 and 7).

Regarding claim 35, in the event that the material 135 is considered to be the first gate electrode material, Bai discloses that the first gate electrode material is removed from over the second region by chemical mechanical polishing (col. 4, ln. 55-64).

Regarding claim 36, Bai discloses depositing a layer of second gate electrode material (130 or 135 can be considered "a second gate electrode layer") over the first and second regions of the substrate (Fig. 4 and 6).

Regarding claim 37, in the even that the material 130 is considered to be the first gate electrode material, Bai discloses that the first gate electrode material is removed from over the second region by differential etching (col. 29-33).

Regarding claims 38 and 41, Bai discloses depositing a layer of second gate electrode material (130 or 135 can be considered "a second gate electrode layer") over the first and second regions of the substrate and removing the second gate electrode material from over the first region without removing the underlying barrier layer (Fig. 5, 7 and 8).

Application/Control Number: 10/601,037 Page 5

Art Unit: 2822

Regarding claim 40, Bai discloses etching the barrier layer over portions of the second region to a thickness of 0 Angstroms (Fig. 8).

Regarding claim 42, Bai discloses depositing a dielectric layer (120) over first and second regions (105/115) of a substrate, depositing a barrier layer (125) directly over the dielectric layer such that it overlies both the first and second regions, depositing a first gate electrode material (130 or 135) over the first and second regions, removing the first gate electrode material from over the first region without removing the barrier layer, depositing a second gate electrode material (135 or 130), and defining a first and second electrode in the first and second regions. Bai discloses that the first and second gate electrode materials may be made of nickel, ruthenium oxide or ruthenium (col. 1, ln. 41-53; col. 4, ln. 3-9; col. 4, ln. 42-53).

Bai does not disclose by what method the gate dielectric layer and barrier layer may be deposited. Like Bai, Matsuse discloses depositing a gate barrier layer onto a gate dielectric layer. Matsuse teaches that it is advantageous to use atomic layer deposition (ALD) to deposit the gate dielectric layer and barrier layer because the ALD process allows the layers to be more densified than they would be if deposited by other methods and also allows the layers to be formed such that they are ultra-thin (Fig. 13A; col. 7, ln. 8-13; col. 19, ln. 20-52). Matsuse does not disclose that the barrier layer is a nanolaminate. At the time of the invention, it would have been obvious to one of ordinary skill in the art to form the barrier layer of Bai using an ALD process because Matsuse teaches that using ALD provides the benefits of forming densified, ultra-thin layers.

Regarding claims 43 and 44, Bai discloses that the barrier layer may be a ternary complex (TaSiN) (col. 3, ln. 51-54).

Claims 29-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bai et al. in view of Matsuse et al. as applied to claim 15 above, and further in view of Pomarede et al. (US 20020098627, previously cited).

Regarding claims 29-32, Bai discloses that the gate dielectric layer may be a high-k layer, but Bai does not disclose a method of forming the dielectric layer, nor treating the dielectric layer to remove OH groups. Pomarede teaches that it is advantageous to treat a layer such as a high-k gate dielectric layer with a mixture including ammonia (nitrogen-hydrogen) plasma and nitrogen radicals upon which subsequent layers will be deposited (para. 84-90). This process inherently replaces OH groups on the surface of the high-k dielectric layer with nitrogen atoms. Pomarede states, "By changing the surface termination of the substrate [high-k dielectric] with a low temperature radical treatment, subsequent deposition is advantageously facilitated without significantly affecting the bulk properties of the underlying material." (Abstract). At the time of the invention, it would have been obvious to one of ordinary skill in the art to treat the surface of the gate dielectric film of Bai as is taught by Pomarede because Pomarede teaches that it is advantageous to change the surface termination of a high-k gate dielectric film that will have additional layers subsequently deposited thereon.

Claim 39 is rejected under 35 U.S.C. 103(a) as being unpatentable over Bai et al. in view of Matsuse et al. as applied to claim 15 above, and further in view of Chang et al. (US 6,660,630, previously cited).

Regarding claim 39, Bai does not disclose depositing a layer of conductive material over the first and second gate electrode layers. However, as is disclosed by Chang, it is necessary in

Page 7

the fabrication of semiconductor devices such as that of Bai, to deposit multi-layered conductive interconnection structures above the gates of a semiconductor device in order to provide required wiring to the gates of the device (col. 1, ln. 34-65). Such structures are well known in the art. At the time of the invention, it would have been obvious to one of ordinary skill in the art to deposit conductive material over the first and second gate electrode layers of Bai for the purpose of forming a multi-layered interconnection structure that connects the gate with upper-level wiring because such structures are necessary to the function of the gate and are well-known in the art.

Response to Arguments

Applicant's arguments filed November 28, 2005 have been fully considered but they are not persuasive.

Regarding the rejection of claims 15 and 42 as being unpatentable over Bai in view of Matsuse, Applicant argues that Matsuse allegedly teaches that using ALD to deposit a barrier layer is limited to use only under certain metal layers. There is no disclosure in Matsuse that states or suggests that ALD should be used to deposit a barrier layer only under particular type of metal. Bai teaches forming a barrier layer under gate electrode layers that may include nickel, ruthenium or ruthenium oxide. Hence, Bai meets that limitation in claims 15 and 42. Matsuse teaches that it is advantageous to form a gate dielectric layer and a barrier layer that may be used in a gate electrode structure by an ALD method because the ALD process allows the layers to be more densified than they would be if deposited by other methods and also allows the layers to be formed such that they are ultra-thin - both of these advantages having NOTHING to do with the type of gate electrode material that may be deposited on top of it. Therefore, the rejections of claims 15 and 42 as being unpatentable over Bai in view of Matsuse are maintained.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Christy L. Novacek whose telephone number is (571) 272-1839. The examiner can normally be reached on Monday-Thursday and alternate Fridays 7:30 - 5:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra Smith can be reached on (571) 272-2429. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Application/Control Number: 10/601,037 Page 9

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

CLN February 3, 2006

> Michael Trinia Primary Examiner

Will Sil